Current limiting protects hardware circuit from improperly inserted or defective chips and operation errors. Built-in editor for both buffer date and test vectors. MACRO commands support batch mode operation. Automatically configures for host parallel port (LPT1,LPT2,LPT3) On-board FPGA for extremely fast communication; External AC power .